<output id="c53v6"></output>
    1. <pre id="c53v6"><del id="c53v6"></del></pre>
    2. 嵌入式培訓

      嵌入式Linux就業班馬上開課了 詳情點擊這兒

      集成電路設計中心企業

       
      上海報名熱線:021-51875830
      北京報名熱線:010-51292078
      深圳報名熱線:4008699035
      南京報名熱線:4008699035
      武漢報名熱線:027-50767718
      成都報名熱線:4008699035
      廣州報名熱線:
      4008699035
      西安報名熱線:029-86699670
      曙海研發與生產請參見網址:
      www.shanghai66.cn
      全英文授課課程(Training in English)
        首 頁  手機閱讀模式  課程介紹   培訓報名  企業培訓   付款方式   講師介紹   學員評價  關于我們   聯系我們   承接項目 開發板商城 
      FPGA培訓班系列課程
      FPGA項目實戰系列課程----
      嵌入式OS--4G手機操作系統
      TI DSP開發編程培訓課程
      游戲開發編程培訓課程
      Linux編程開發培訓課程
      ARM開發培訓班課程
      WinCE開發培訓班課程
      單片機系列培訓班課程
      嵌入式硬件設計
      Altium Designer Layout高速硬件設計
      VxWorks開發培訓班課程
      PowerPC開發培訓班課程
      PLC編程/變頻器/數控/人機界面 
      開發語言培訓班課程
      3G手機軟件測試、硬件測試
      芯片設計/大規模集成電路VLSI
      物聯網培訓班系列課程
      Tiny OS培訓班系列課程
      小型機系統管理
      其他類
      WEB 在 線 客 服
      南京WEB 在 線 客 服
      武漢WEB 在 線 客 服
      西安WEB 在 線 客 服
      廣州WEB 在 線 客 服
      點擊這里給我發消息  
      QQ客服一
      點擊這里給我發消息  
      QQ客服二
      點擊這里給我發消息
      QQ客服三
      課程公告信息列表
      人才推薦&企業招聘合作

      合作企業最新人才需求公告

      ◆招人、應聘、人才合作,
      請把需求發到officeoffice@126.com或
      訪問曙海旗下網站---
      電子人才網
      www.morning-sea.com.cn
      曙海合作&授權單位
      曙海培訓多媒體實驗室
      招聘崗位和職位要求
      郵件列表
       
       
        RTL Synthesis(Design Synthesis)培訓
          班 級 規 模 及 環 境
             堅持小班授課,為保證培訓效果,增加互動環節,每期人數限3到5人。
          上 課 時 間 和 地 點
      上課地點:【上!浚和瑵髮W(滬西)/新城金郡商務樓(11號線白銀路站) 【深圳分部】:電影大廈(地鐵一號線大劇院站)/深圳大學成教院 【北京分部】:北京中山/福鑫大樓 【南京分部】:金港大廈(和燕路) 【武漢分部】:佳源大廈(高新二路) 【成都分部】:領館區1號(中和大道) 【沈陽分部】:沈陽理工大學/六宅臻品 【鄭州分部】:鄭州大學/錦華大廈 【石家莊分部】:河北科技大學/瑞景大廈 【廣州分部】:廣糧大廈 【西安分部】:協同大廈
      最近開課時間(周末班/連續班/晚班)
      RTL Synthesis(Design Synthesis)培訓:即將開課,詳情請咨詢客服。
          學 時
           ☆資深工程師授課

              
              ☆注重質量
              ☆邊講邊練

              ☆合格學員免費推薦工作

              

              專注高端培訓17年,曙海提供的課程得到本行業的廣泛認可,學員的能力
              得到大家的認同,受到用人單位的廣泛贊譽。

              ★實驗設備請點擊這兒查看★
          最 新 優 惠
             ◆在讀學生憑學生證,可優惠500元。

              本課程實戰演練使用Synopsys公司的DC,PT等工具,
      和Cadence公司的Encounter,Virtuoso等工具,多工具聯合從頭至尾強化練習整個芯片的生成過程,強調實戰,實戰,還是實戰!

              免費、無保留贈送,教學過程中使用的Synopsys公司和Cadence公司的全套工具和安裝方法,而且還贈送已經在VMware Linux下安裝好的Synopsys公司和Cadence公司的全套工具(這套工具非常珍貴,費了老師很多心血才全部安裝好),讓您隨時隨地,打開電腦就能進行芯片的設計和練習!

      IC工具虛擬機
         .質.量.保.障.

              1、培訓過程中,如有部分內容理解不透或消化不好,可免費在以后培訓班中重聽;
              2、課程完成后,授課老師留給學員手機和Email,保障培訓效果,免費提供半年的技術支持。
              3、培訓合格學員可享受免費推薦就業機會。

        RTL Synthesis(Design Synthesis)培訓
      培訓方式以講課和實驗穿插進行

      課程描述:

      第一階段 Design Compiler 1

      Overview
      This course covers the ASIC synthesis flow using Design Compiler Topographical / Graphical -- from reading in an RTL design (Verilog, SystemVerilog and VHDL) to generating a final gate-level netlist. You will learn how to read in your design file(s), specify your libraries and physical data, constrain a complex design for timing and floorplan, apply synthesis techniques using Ultra, compile to achieve timing closure and an acceptable congestion, analyze the synthesis results for timing and congestion, and generate output data that works with downstream layout tools.

      You will verify the logic equivalence of synthesis transformations (such as Datapath optimizations and Register Retiming) to that of an RTL design using Formality. The course includes labs to reinforce and practice key topics discussed in lecture. All the covered commands and flows are printed separately in a 5-page Job Aid, which you can refer to back at work.

      Objectives
      At the end of this workshop the student should be able to:
      • Create a setup file to specify the libraries and physical data
      • Read in a hierarchical design
      • Constrain a complex design for timing, taking into account different environmental attributes such as output loading, input drive strength, process, voltage and temperature variations, as well as post-layout effects such as clock skew
      • Constrain multiple (generated) clocks considering Signal integrity analysis
      • Execute the recommended synthesis techniques to achieve timing closure
      • Analyze and Improve global route congestion
      • Perform test-ready synthesis
      • Verify the logic equivalence of a synthesized netlist compared to an RTL design
      • Write DC-Tcl scripts to constrain designs, and run synthesis
      • Generate and interpret timing, constraint, and other debugging reports
      • Understand the effect that RTL coding style can have on synthesis results
      • Generate output data (netlist, constraints, scan-def) that works with downstream physical design or layout tools

      Course Outline

      Unit 1
      • Introduction to Synthesis
      • Design and Technology Data
      • Design and Library Objects
      • Timing Constraints

      Unit 2
      • Environmental Attributes
      • Synthesis Optimization Techniques
      • Timing Analysis

      Unit 3
      • Additional Constraint Options
      • Multiple Clocks and Timing Exceptions
      • Congestion Analysis and Optimization
      • Post-Synthesis Output Data
      • Conclusion



      第二階段 Design Compiler 2: Low Power

      Overview
      At the end of this one day, seminar based, workshop you will understand how to apply both traditional and UPF based power optimization techniques during RTL synthesis and scan insertion:

      For single voltage designs, you will learn how to apply the 2 traditional power optimization techniques of clock gating and leakage power recovery, optimizing for dynamic power and leakage power respectively.

      For multi-voltage or multi-supply designs, you will learn how to apply the IEEE 1801 UPF flow that uses a power intent specification which is applied to RTL designs. You will understand how to synthesize RTL designs for the required power intent and power-optimization requirements using top-down vs. hierarchical UPF methodologies. You will also learn how to insert scan chains to the synthesized netlist ensure that the gate level design does not have any multi-voltage violations, before writing out design data for Place and Route.

      Objectives

      At the end of this workshop the student should be able to:

      • Apply clock gating to a design at the RTL and gate level
      • Perform multi-stage, hierarchical, and power driven clock gating
      • Perform leakage optimization using multi Vt libraries
      • Restrict the usage of leaky cells
      • Specify power intent using UPF
      • Demonstrate flexible isolation strategy in UPF 2.0
      • Check for UPF readiness of library, reporting PG pins
      • State the purpose of SCMR attribute in library
      • Recognize tradeoff when using dual vs. single rail special cells
      • Correctly specify PVT requirements
      • State how the 6 special cells are synthesized
      • Describe supply net aware Always on Synthesis
      • Apply 2 key debugging commands in a UPF flow
      • Control voltage, power domain mixing when inserting scan chains
      • Allow/prevent the reuse of level shifters and isolation cells between scan and functional paths
      • Minimize toggle in functional logic during scan shifting
      • Validate SCANDEF information for place and route

      Course Outline

      • Clock Gating
      • Leakage Power Optimization
      • Power Intent using IEEE 1801 UPF
      • Library Requirements
      • Synthesis with UPF
      • Power Aware DFT



      第三階段 DFT Compiler

      Overview
      In this workshop you will learn to use DFT Compiler to perform RTL and gate-level DFT rule checks, fix DFT DRC rule violations, and to insert scan using top-down and bottom-up flows. The workshop explores essential techniques to support large, multi-million gate SOC designs including the bottom-up scan insertion flow in the logical (Design Compiler) domain. Techniques learned include: performing scan insertion in a top-down flow; meeting scan requirements for number of scan chains, maximum chain length and reusing functional pins for scan testing, inserting an On-Chip Clocking (OCC) controller for At-Speed testing using internal clocks; and using Adaptive Scan (DFTMAX) to insert additional DFT hardware to reduce the test time and the test data volume required for a given fault coverage.

      Objectives
      At the end of this workshop the student should be able to:
      • Create a test protocol for a design and customize the initialization sequence, if needed, to prepare for DFT DRC checks
      • Perform DFT DRC checks at the RTL, pre-DFT, and post-DFT stages
      • Recognize common design constructs that cause typical DFT violations
      • Automatically correct certain DFT violations at the gate level using AutoFix
      • Implement top-down scan insertion flow achieving well-balanced scan chains
      • Write a script to perform all the steps in the DFT flow, including exporting all the required files for ATPG and Place & Route
      • Develop a bottom-up scan insertion script for full gate-level designs to use Test Models at the top-level to improve capacity and runtime
      • Insert an On-Chip Clocking (OCC) controller to use for At-Speed testing with internal clocks
      • Modify a scan insertion script to include DFT-MAX Adaptive Scan compression

      Course Outline

      Unit 1
      • Introduction to Scan Testing
      • DFT Compiler Flows and Setup
      • Test Protocol
      • DFT Design Rule Checks

      Unit 2
      • DFT DRC GUI Debug
      • DRC Fixing
      • Top-Down Scan Insertion
      • Exporting Files

      Unit 3
      • High Capacity DFT Flows
      • On-Chip Clocking (OCC)
      • Multi-Mode DFT
      • DFT MAX

      曙海教育實驗設備
      fpga培訓實驗板
      fpga培訓實驗
      fpga圖像處理
      曙海培訓實驗設備
      fpga培訓班
       
      本課程部分實驗室實景
      曙海實驗室
      實驗室
      曙海培訓
      曙海培訓優勢
       
      版權所有:上海曙海信息網絡科技有限公司 copyright 2000-2016
       
      上?偛颗嘤柣

      地址:上海市云屏路1399號26#新城金郡商務樓310。
      (地鐵11號線白銀路站2號出口旁,云屏路和白銀路交叉口)
      郵編:201821
      熱線:021-51875830 32300767
      傳真:021-32300767
      業務手機:15921673576/13918613812
      E-mail:officeoffice@126.com
      客服QQ: 849322415
      北京培訓基地

      地址:北京市昌平區沙河南街11號312室
      (地鐵昌平線沙河站B出口) 郵編:102200 行走路線:請點擊這查看!
      熱線:010-51292078
      傳真:010-51292078
      業務手機:15701686205
      E-mail:qianru@51qianru.cn
      客服QQ:1243285887
      深圳培訓基地

      地址:深圳市環觀中路28號82#201室

      熱線:4008699035
      傳真:4008699035
      業務手機:13699831341

      郵編:518001
      信箱:qianru2@51qianru.cn
      客服QQ:2472106501
      南京培訓基地

      地址:江蘇省南京市棲霞區和燕路251號金港大廈B座2201室
      (地鐵一號線邁皋橋站1號出口旁,近南京火車站)
      熱線:4008699035
      傳真:4008699035
      郵編:210046
      信箱:qianru3@51qianru.cn
      客服QQ:1325341129
       
      成都培訓基地

      地址:四川省成都市高新區中和大道一段99號領館區1號1-3-2903 郵編:610031
      熱線:4008699035 業務手機:13540421960
      客服QQ:1325341129 E-mail:qianru4@51qianru.cn
      武漢培訓基地

      地址:湖北省武漢市江岸區漢江北路34號 九運大廈401室 郵編:430022
      熱線:4008699035
      客服QQ:849322415
      E-mail:qianru5@51qianru.cn
      廣州培訓基地

      地址:廣州市越秀區環市東路486號廣糧大廈1202室

      熱線:4008699035
      傳真:4008699035

      郵編:510075
      信箱:qianru6@51qianru.cn
      西安培訓基地

      地址:西安市雁塔區高新二路12號協同大廈901室

      熱線:029-86699670
      業務手機:18392016509
      傳真:029-86699670
      郵編:710054
      信箱:qianru7@51qianru.cn
       
      沈陽培訓基地

      地址:遼寧省沈陽市東陵渾南新區沈營路六宅臻品29-11-9 郵編:110179
      熱線:4008699035
      E-mail:qianru8@51qianru.cn
      鄭州培訓基地

      地址:鄭州市高新區雪松路錦華大廈401

      熱線:4008699035

      郵編:450001
      信箱:qianru9@51qianru.cn
      石家莊培訓基地

      地址:石家莊市高新區中山東路618號瑞景大廈1#802

      熱線:4008699035
      業務手機:13933071028
      傳真:4008699035
      郵編:050200
      信箱:qianru10@51qianru.cn
       

      雙休日、節假日及晚上可致電值班電話:4008699035 值班手機:15921673576/13918613812 或加qq:1299983702和微信:shuhaipeixun


      備案號:滬ICP備08026168號

      .(2014年7月11)...............................................................................................
      在線客服
      免费的毛片小说午夜色色片_亚欧图片免费视频在线_特黄三级视频国内自拍美女_av免费在线国产

      <output id="c53v6"></output>
      1. <pre id="c53v6"><del id="c53v6"></del></pre>